

Journal of Semiconductor Science and Technology

Volume No. 13

Issue No. 2

May - August 2025



ENRICHED PUBLICATIONS PVT.LTD

**JE - 18, Gupta Colony, Khirki Extn,
Malviya Nagar, New Delhi - 110017.**

E- Mail: info@enrichedpublication.com

Phone :- +91-8877340707

Journal of Semiconductor Science and Technology

Aims and Scope

Journal of Semiconductor Science & Technology is a journal of high quality devoted to the publication of original research papers on all aspects of semiconductor research and applications. The journal publishes original research papers on main aspects of experimental and theoretical studies of the properties of semiconductors and their interfaces. Appropriate subjects include but not limited to electrical properties, optical properties, device design, device fabrication, materials processing, materials and device analysis, process monitoring, reliability. Review articles in selected areas are published from time to time.

Journal of Semiconductor Science and Technology

Managing Editor

Mr. Amit Prasad

Editorial Assistant

Ms. Shilpi Gandhi

Journal of Semiconductor Science and Technology

(Volume No. 13, Issue No. 2, May - August 2025)

Contents

Sr. No	Article/ Authors	Pg No
01	Analysis of Electrical Characteristics Changes Due to Physical Parameter Variations in Dual-Gate Feedback Field Effect Transistor <i>-Hangwook Jeong¹ and Min-Woo Kwon²</i>	1 - 15
02	Analysis of the Switching Mechanism of Hafnium Oxide Layer with Nanoporous Structure by RF Sputtering <i>-Jongho Lim¹, Myung-Hyun Baek¹, and Min-Woo Kwon,²</i>	16 - 24
03	A Second-order Delta-sigma Modulator for Battery Management System DC Measurement <i>-Ji-Ho Park, Jun-Ho Boo, Jae-Geun Lim, Hyoung-Jung Kim, Jae-Hyuk Lee, Seong-Bo Park, Joo-Yeul Yang, and Gil-Cho Ahn</i>	25 - 37
04	Design Optimization of L-Shaped Gate Negative Capacitance Si/Ge Heterojunction TFET With Channel Doping <i>-Xinfeng Zheng, Weifeng Lü, Yubin Wang, Shuaiwei Zhao, and Honglei Huo</i>	38 - 54

Analysis of Electrical Characteristics Changes Due to Physical Parameter Variations in Dual-Gate Feedback Field Effect Transistor

Hangwook Jeong¹ and Min-Woo Kwon²,

ABSTRACT

Conventional MOSFETs have reached a physical limit with a subthreshold swing of approximately 60 mV/dec at room temperature. To overcome this, various Beyond C-MOS devices are being researched, with the feedback FET (FBFET) attracting attention due to its highly ideal subthreshold swing and high on-current. However, the FBFET operates much more sensitively compared to conventional MOSFETs. Therefore, analyzing the electrical characteristics of the device as its physical parameters are varied is crucial in FBFET research. Despite this importance, research and application of FBFETs have not yet made significant progress, and there is a lack of data analyzing the characteristic changes with parameter variations. In this study, we used a Dual-Gate FBFET to observe changes in electrical characteristics by varying the lengths of the gate and control gate, oxide and body thickness, doping concentration, and the concentration and level of interface traps. An increase in the gate and Control gate lengths led to an increase in threshold voltage, and an increase in oxide thickness also resulted in a higher threshold voltage. An increase in body thickness led to an increase in both on-current and threshold voltage, and an increase in P- and N- doping concentrations resulted in a higher threshold voltage. Additionally, the application of interface traps in the gate and control gate regions increased the threshold voltage. This study's comparison and analysis of these simulation results confirmed that parameter changes in the gate region critically impact device operation more than changes in the control gate region. This finding highlights the need to pay closer attention to parameter variations in the gate region compared to the control gate during device design and manufacturing processes. We expect that this analysis will significantly aid further research and application of FBFET devices.

Index terms: Steep switching, low power, beyond C-MOS, sensitivity, control gate, dual-gate, feedback FET

I. INTRODUCTION

Conventional MOSFETs have reached the physical limit of a subthreshold swing (SS) of 60 mV/dec [1]. This physical limit of the SS value poses a significant challenge in reducing the operating voltage of devices, as it leads to a substantial increase in standby power due to leakage current [2]. As the demand for high switching speed and low power device operation grows, various beyond CMOS devices such as T-FET, NCFET, FEFET, and feedback field effect transistor (FBFET) are being actively researched [3]. Among these, FBFET stands out due to its extremely low SS close to 0 mV/decade and high on/off ratio, making it a promising candidate for low-power operation and steep switching behavior [4]. However, FBFETs operate more sensitively compared to conventional MOSFETs, especially the Dual-

Gate FBFET, which has more parameters and variables than conventional MOSFETs. For instance, the Dual-Gate FBFET has two gates and four different doping levels in the body, making device analysis more complex. Additionally, the device operates with a very steep switching behavior due to its near 0mV/dec SS value, leading to high operational sensitivity. Therefore, a thorough analysis of the electrical characteristics resulting from changes in device parameters is crucial for the research and application of these devices. Despite this, fundamental analyses of Dual-Gate FBFET devices remain insufficient.

In this study, we analyze the impact of various parameters on the electrical characteristics of Dual-Gate FBFET devices by altering each parameter and observing the resulting electrical behavior. We examine the effects of changing the gate and control gate lengths, oxide and body thicknesses, doping concentrations, and interface traps on the device's electrical characteristics. By assessing the influence of these parameter changes, we aim to identify which variations have the most critical impact on device operation. We expect that this research will significantly contribute to future studies and applications of highly sensitive Dual-Gate FBFET devices by providing a clear analysis of their electrical characteristics. In this paper, for convenience, we refer to Dual-Gate FBFET as FBFET.

II. ARCHITECTURE AND MECHANISM

Fig. 1 illustrates a schematic model of the FBFET structure. Fundamentally, the device shares some similarities with conventional MOSFETs. The FBFET requires a silicon on insulator (SOI) structure to form a potential barrier and well. The silicon body is doped with N^+ , P^- , N^- , and P^+ regions starting from the source area. The source and drain are in contact with the N^+ and P^+ regions, respectively, while the gate and control gate are positioned centrally, side by side, on top of the oxide. Fig. 2 explains the operating principle of the FBFET using an energy band model. The following describes each




Fig. 1. FBFET structure.




Fig. 2. FBFET operation mechanism.

step of the energy band diagram in Fig. 2.

- (1) The P⁻ region's energy band creates a potential barrier that blocks electrons from the N⁺ region, while the N⁻ region forms a potential well that prevents holes from the P⁺ region from crossing.
- (2) When a positive voltage is applied to the gate, the potential barrier lowers, allowing electrons from the N⁺ region to enter the potential well. These electrons reduce the well's depth, enabling holes from the P⁺ region to move into the P⁻ region. The presence of holes lowers the barrier, allowing more electrons to cross over. This process repeats and accelerates, creating positive feedback.
- (3) As the positive feedback continues, the potential barrier lowers, the well becomes shallower, and the energy band flattens. Once flattened enough, the device current flows rapidly.

Through this process, we can understand the basic operation of the FBFET. Additionally, at the pre-operation stage, as shown in Fig. 2(1), the depth of the potential well can be adjusted by controlling the voltage of the control gate. A deeper potential well delays the device's operation onset, indicating that the control gate voltage can be used to adjust the device's threshold voltage [5].

III. ANALYSIS METHOD

1. Basic analysis information

The device analysis was conducted using SILVACO's T-CAD simulation. In this study, the trap analysis applied the interface trap model.

The device threshold voltage was measured using the Constant Current method. The FBFET has a SS close to 0mV, making it difficult to extract the differential value of the characteristic curve. Therefore, the Constant current method is used instead of the Gm max technique. For the Constant current method, the reasonable turn-on current of the device is set to 10^{-6} A. Given that the device exhibits an extremely small SS value and a steep turn-on characteristic, minor deviations at 10^{-6} A can be disregarded, making the application of the Constant current method appropriate.

2. Parameter value

The analysis of the electrical characteristics in this study is based on observing the variation of drain current with gate voltage sweep. Here, a drain voltage of 0.8V and a control gate voltage of 2V were applied to form the potential well, while the gate voltage was swept from 2V to 3V to observe the change in drain current.

Table 1 summarizes the design parameters of the device and doping concentrations used in the study. For comparison of the effects of gate and control gate lengths, the lengths of the gate and control gate were set to the same 200nm. The oxide thickness was 10nm, and the body thickness, which determines the height of the channel, was 100nm. Regarding doping concentrations, P- doping was prioritized and applied to the entire body, with the lowest doping concentration at 10^{17}cm^{-3} . Subsequently, N- doping was applied at 10^{18}cm^{-3} , and finally, dopants were injected at a concentration of 10^{20}cm^{-3} for N+ and P+. Each parameter was chosen to optimize the observation of the device's electrical characteristics and is unrelated to the superior performance indicators of the device.

IV. RESULTS AND DISCUSSION

The electrical characteristics of the device were measured by varying the lengths of the gate and control gate, the thicknesses of the oxide and body, and the doping concentrations, along with variations in traps.

Table 1. (a) Design parameters, (b) Doping concentrations.

(a)		(b)	
Design parameters (nm)		Doping concentration (cm^{-3})	
Gate length	200	N^+	1×10^{20}
C.Gate* length	200	P^-	1×10^{17}
Oxide thickness	10	N^-	1×10^{18}
Body thickness	100	P^+	1×10^{20}
Full length	800		

1. Size variations

Fig. 3 presents a graph illustrating the electrical characteristics observed while varying the lengths of the gate and control gate. The lengths of the gate and control gate refer not only to the lengths of the contacted gate and control gate but also to the inclusion of the silicon body beneath them. For example, doubling the gate length means that the silicon body beneath the gate is also doubled in size.

The lengths of the gate and control gate were varied from 200nm to 400nm at intervals of 50nm. It was observed that the threshold voltage increased with increasing lengths of both the gate and control gate. Furthermore, the variations in characteristics due to changes in gate length were more pronounced compared to changes in the control gate.

Table 2 provides a summary of the changes in threshold voltage corresponding to variations in the lengths of the gate and control gate. The rate of change in threshold voltage due to variations in gate length was significantly higher compared to the rate of change in threshold voltage due to variations in control gate length.

Additionally, when comparing the total change in threshold voltage with reference points of 200nm and 400nm, the change in threshold voltage due to variations in gate length was 0.1 V, whereas for the control gate, it was 0.05 V. It was evident that the change in threshold voltage due to variations in gate length was much greater. Upon examining the rate and magnitude of threshold volt-




Fig. 3. IV characteristics according to (a) Gate length variations and (b) Control gate length variations. An increase in gate and control gate length leads to a rise in threshold voltage.

Table 2. Threshold voltage differences with Gate and Control gate length variations. The effect of Gate length is more dominant than that of Control gate length.

[V _{th} differences in Gate and Control gate length variation]								
Length variation[nm]	200~250	-70%	250~300	-60%	300~350	-25%	350~400	200~400
Gate V _{th} difference [V]	0.07	-24%	0.02	-8%	0.008	-25%	0.006	0.1
C.GATE V _{th} difference [V]	0.017		0.013		0.012		0.009	0.05




Fig. 4. IV characteristics according to (a) Oxide thickness variations and (b) Body thickness variations. An increase in oxide thickness raises the threshold voltage, while an increase in body thickness raises both the threshold voltage and the on-current.

[V_{th} differences in Oxide thickness variation]

Thickness Variation [nm]	10~20	20~30	30~40
V_{th} difference[V]	0.13	0.12	0.11

[V_{th} differences in Body thickness variation]

Thickness Variation [nm]	50~100	100~150	150~200
V_{th} difference [V]	0.1	0.04	0.01
On current difference [$\log I_d$]	2.18×10^{-6}	7.39×10^{-7}	8.86×10^{-7}

age change, it was confirmed that variations in gate length had a greater impact on the electrical characteristics of the device compared to variations in control gate length.

Fig. 4(a) shows the variations in electrical characteristics of the FBFET with changes in oxide thickness. When the oxide thickness was varied from 10 nm to 40 nm at intervals of 10 nm, it was observed that the on-current remained constant, while the threshold voltage increased with increasing thickness. This trend can be attributed to the FBFET having a structure similar to MOSFET, and the increase in oxide thickness leads to a decrease in the channel control ability of the gate.

Fig. 4(b) illustrates a graph showing the variations in electrical characteristics of the FBFET with changes in body thickness. When the body thickness was varied from 50 nm to 250 nm at intervals of 50 nm, it was observed that the threshold voltage increased, and the on-current also increased.

Table 3 provides a summary of specific numerical values. The increase in threshold voltage with increasing body thickness can be understood as a result of the decrease in channel control ability due to the increase in channel height. Moreover, the increase in on-current with increasing body thickness is attributed to the increase in channel height, which leads to an increase in on-current.

2. Doping concentration variations

Dual-Gate FBFET operates with two gates, the gate and control gate. The doping concentrations of N⁺ and P⁺ at both ends are clear factors affecting the on-current level after the device turns on. Therefore, we varied only the doping concentrations of N⁻ and P⁻ that are considered meaningful for FBFET

doping analysis and examined the resulting graphs.

Fig. 5(a) shows the graph of the device's electrical characteristics when varying the doping concentration of P⁻ in the body. It was observed that the on-current remained constant while the threshold voltage increased as the P⁻-doping concentration varied from $1 \times 10^{17} \text{ cm}^{-3}$ to $7 \times 10^{17} \text{ cm}^{-3}$.

Fig. 5(b) shows the graph of the device's electrical characteristics when varying the doping concentration of N⁻ in the body. When the N⁻ body doping concentration varied from $1 \times 10^{18} \text{ cm}^{-3}$ to $9 \times 10^{18} \text{ cm}^{-3}$, the on-current remained constant, with a slight increase in the threshold voltage.

Table 4 summarizes the differences in threshold voltage due to doping concentration variations. Interestingly, despite the baseline concentration of N⁻ being higher at $1 \times 10^{18} \text{ cm}^{-3}$ compared to the baseline concentration of P⁻ at $1 \times 10^{17} \text{ cm}^{-3}$, the change in threshold voltage was smaller when the N⁻ concentration was varied by threefold, fivefold, and sevenfold. This observation suggests




Table 4. Threshold voltage differences with doping concentration variations. The effect of P⁻ doping is more dominant than that of N⁻ doping.

[V_{th} differences in Doping concentration variation]

P- concentration Variation [cm ⁻³]	1×10^{17} $\sim 3 \times 10^{17}$	3×10^{17} $\sim 5 \times 10^{17}$	5×10^{17} $\sim 7 \times 10^{17}$
V _{th} difference [V]	0.22	0.11	0.06
N- concentration Variation [cm ⁻³]	1×10^{18} $\sim 3 \times 10^{18}$	3×10^{18} $\sim 5 \times 10^{18}$	5×10^{18} $\sim 7 \times 10^{18}$
V _{th} difference [V]	0.003	0.005	0.002

that changes in P– doping in the body have a more significant impact on the device compared to N– doping.

3. Interface trap variations

Interface traps in FBFET occur at the boundary between the silicon body and the oxide layer. We classified the application of interface traps into those applied to the gate control gate separately, as well as those applied to the entire range, and aimed to assess the influence of trap density and trap level variations on interface traps.

Fig. 6 depicts the graph of electrical characteristic variations when interface traps are applied below the gate or control gate ranges, with trap density varied. In this case, the trap level is kept constant at 0.56 eV. It is observed that regardless of the position of the gate or control gate, an increase in interface trap density leads to an increase in threshold voltage.

Table 5 summarizes the changes in threshold voltage within the range of trap densities from $9 \times 10^{11} \text{ cm}^{-3}$ to $5 \times 10^{12} \text{ cm}^{-3}$, as shown in Fig. 6. It is notable that the change in threshold voltage due to the application of gate interface traps is significantly larger compared to that of the control gate. Additionally, Fig. 7 presents the results of




Fig. 6. IV characteristics according to Trap density variations. An increase in both Gate trap and Control gate trap density leads to increase in threshold voltage.

Table 5. Threshold voltage differences with Trap density variations. The effect of Gate trap is more dominant than that of Control gate trap.

[V_{th} differences in trap density variation]

Gate trap Variation [cm^{-3}]	9×10^{11} $\sim 1 \times 10^{12}$	1×10^{12} $\sim 3 \times 10^{12}$	3×10^{12} $\sim 5 \times 10^{12}$
V_{th} difference [V]	0.014	0.35	0.46
C.Gate trap Variation [cm^{-3}]	9×10^{11} $\sim 1 \times 10^{12}$	1×10^{12} $\sim 3 \times 10^{12}$	3×10^{12} $\sim 5 \times 10^{12}$
V_{th} difference [V]	0.005	0.01	




Fig. 7. IV characteristics according to Trap density across the entire range.




Fig. 8. IV characteristics according to Trap level variations. An increase in both Gate trap and Control gate trap level leads to increase in threshold voltage.

observing electrical characteristic variations with interface trap density changes applied to the entire range.


Fig. 8 illustrates the graph of electrical characteristic variations when interface traps are applied below the gate or control gate ranges, with trap level varied. Both graphs show that threshold voltage increases with an increase in trap level.

Table 6 summarizes the changes in threshold voltage with variations in trap level, as depicted in Fig. 8. It is notable that the changes in threshold voltage due to variations in gate trap level are significantly larger compared to those resulting from variations in control gate trap level. Additionally, Fig. 9 presents the graph of observing elec-

Table 6. Threshold voltage differences with Trap level variations. The effect of Gate trap is more dominant than that of Control gate trap.

[V_{th} differences in trap level variation]

Gate trap Variation [eV]	0.1 ~0.2	0.2 ~0.3	0.3 ~0.4	0.4 ~0.5
V_{th} difference [V]	0.011	0.105	0.547	0.609
C.Gate trap Variation [eV]	0.1 ~0.2	0.2 ~0.3	0.3 ~0.4	0.4 ~0.5
V_{th} difference [V]	0.09	0.07	0.001	0.003



trical characteristic variations with changes in trap level applied to the entire range.

4. Discussion

The increase in the lengths of the gate and control gate leads to an increase in channel length, resulting in an increase in threshold voltage. As the gate length increases, it delays the accumulation of electrons in the potential well because the longer channel slows down the electron transport. This is similar to the decrease in current observed in conventional MOSFETs when the channel length increases [6]. In contrast, an increase in control gate length leads to an extension of the potential well, requiring more charge to raise the energy band sufficiently. Therefore, increases in both the gate and control gate lengths delay the FBFET's operation time.

An increase in oxide thickness reduces the gate's control over the channel, leading to an increase in the threshold voltage [7]. This reduced control means a higher gate voltage is required to lower the potential barrier sufficiently, resulting in an overall increase in threshold voltage.

An increase in body thickness leads to an increase in the on-current. Since FBFETs must maintain electrons and holes in the feedback mechanism, they are fabricated on




Fig. 10. IV characteristic of FBFET and energy band.

SOI wafers. Once the FBFET turns on, the entire body acts as the channel. Thus, a thicker body increases the channel height, enhancing the on-current.

An increase in doping concentration leads to an increase in threshold voltage. Specifically, an increase in P- doping concentration raises the potential barrier, thereby increasing the threshold voltage. Similarly, an increase in N- doping concentration increases the depth of the potential well, also resulting in a higher threshold voltage.

An increase in the concentration of interface traps also raises the threshold voltage. On the gate side, as the density and energy level of the interface traps increase, more electrons from the source are trapped during the feedback mechanism, decreasing the interface potential and raising the energy band [8,9]. As

a result, more voltage must be applied to the gate to turn the device on. Additionally, mobility decreases due to the interface traps, causing both an increase in threshold voltage and a reduction in on-current [10]. On the control gate side, increased interface trap density and level cause holes from the drain to be trapped during the feedback mechanism, raising the interface potential and lowering the energy band. This deepens the potential well, requiring more time to turn the device on. Therefore, the threshold voltage increases and the on-current decreases due to the interface traps.

In the variations of length, doping concentration, and trap density, it was observed that changes in parameters in the gate region led to larger variations compared to changes in parameters in the control gate region. This phenomenon can be understood through the operational process of the FBFET. Fig. 10 shows the I_d - V_g graph of the FBFET alongside the energy bands representing the operational principles of the FBFET.

The operational points are categorized into three regions. Let's closely examine region 2 (the point at which the device turns on). Changes in the parameters of the control gate alter the depth and length of the potential well, thus influencing the operational point of the device. However, it's essential to remember that the filling of free electrons in the potential well and the occurrence of positive feedback fundamentally result from the prior lowering of the potential barrier in the gate region. Ultimately, the device's operational point heavily depends on potential barrier in the gate region. Through this, it becomes evident how changes in gate parameters have a more pronounced effect on the operational point of the device compared to changes in control gate parameters.

V. CONCLUSIONS

Various steep switching devices have been researched, and among them, we examined the electrical characteristic changes of the FBFET with variations in device parameters. Through this study, we found that changes in gate parameters have a more significant impact on the threshold voltage characteristics of the device compared to changes in control gate parameters.

The FBFET is highly sensitive, requiring thorough analysis for both research and practical applications. This study holds significant value due to the lack of detailed analysis on the electrical characteristics of dual-gate FBFETs with varying parameters. Additionally, the FBFET has a significant drawback in its large hysteresis characteristics [11]. The inherent mechanism of the FBFET leads to a critical issue where the device does not easily turn off even under reverse bias after turning on. So, adjusting the drain voltage is required to turn off the device in a logic circuit. Despite this disadvantage, the device has significant potential because it consumes far less energy compared to conventional MOSFETs, due to its SS being close to 0 [12]. Additionally, its ability to adjust operation time by controlling the control gate

voltage is a strong advantage, making it a promising candidate for use in logic operation systems [13].

The advantages of the FBFET are clear. It exhibits a very steep switching characteristic with an SS close to 0 mV/dec, enabling high-speed and low-power operation. Therefore, it is crucial to conduct focused additional analysis and follow-up research to mitigate the disadvantages of the device while maximizing its advantages.

ACKNOWLEDGMENTS

This study was supported by the Research Program funded by the SeoulTech (Seoul National University of Science and Technology).

REFERENCES

- [1] Kin P. Cheung, "On the 60 mV/dec @300 K limit for MOSFET subthreshold swing," *Proc. of 2010 International Symposium on VLSI Technology, System and Application, Hsinchu, Taiwan*, pp. 72-73, 2010,.
- [2] K. Im, M. Kim, Y. Kim, D. Lim, and S. Kim, "Research on silicon nanowire transistors for future wearable electronic systems," *Vacuum Magazine, Korea Science*, pp. 15-18, 2016.
- [3] J. Chowdhury, A. Sarkar, K. Mahapatra, and J. K. Das, "More-than-moore steep slope devices for higher frequency switching applications: A designer's perspective," *Physica Scripta, IOP*, 2024.
- [4] C. Lee, J. Sung, and C. Shin, "Understanding of feedback field-effect transistor and its applications," *Appl. vol.10*, 3070, 2020.
- [5] J. Lee, M. Cha, and M. -W. Kwon, "Charge trap flash structure with feedback field effect transistor for processing in memory," *Journal of Semiconductor Technology and Science, IEIE*, vol. 23, no. 5 pp. 295-302, 2023.
- [6] H. Liu, A. T. Neal and P. D. Ye, "Channel length scaling of MoS₂ MOSFETs," *ACS NANO, ACS Publication*, vol.6, no. 10, 2012.
- [7] S. K. Sinha and S. Chaudhury, "Impact of oxide thickness on gate capacitance - A comprehensive analysis on MOSFET, Nanowire FET, AND CNTFET," *IEEE Transactions on Nanotechnology, IEEE*, vol. 12, no. 6, pp. 958-964, 2013.
- [8] B.-J. Park, H.-S. Kim, and S.-H. Hahm, "Interface trap effects on the output characteristics of GaN Schottky barrier," *Journal of Sensor Science And Technology, KSS*, vol. 31, no. 4, pp. 271-277, 2022.
- [9] Y. Yang, Y. -S. Park, J. Son, K. Cho, and S. Kim, "Simulation studies on electrical characteristics of

silicon nanowire feedback field-effect transistors with interface trap charges,” Scientific Reports, Nature, 2021.

[10] H. Jafari, S. A. H. Fegghi, and S. Boorboor, “The effect of interface trapped charge on threshold voltage shift estimation for gamma irradiated MOS device,” *Radiation Measurements, Elsevier*, vol. 63, pp. 69-77, 2014.

[11] S. S. Katta, T. Kumari, S. Das, and P. K. Tiwari, “Design and performance assessment of a vertical feedback FET,” *Microelectronics Journal, Elsevier*, vol. 137, 2023.

[12] M.-W. Kwon, M.-H. Baek, S. Hwang, K. Park, T. Jang, T. kim, J. Lee, S. Cho, and B.-G. Park, “Integrate-and-fire neuron circuit using positive feedback field effect transistor for low power operation,” *Journal of Applied Physics, AIP Publishing*, vol. 124, no. 15, 2018.

[13] J. Lee and M.-W. Kwon, “Positive feedback field effect transistor based on vertical NAND flash structure for in-memory computing,” *JJAP, The Japan Society of Applied Physics*, vol. 63, 2024.



Hangwook Jeong is currently pursuing a bachelor’s degree from the Department of Electronic Engineering at Gangneung Wonju National University (GWNU). He is conducting research on the analysis of next generation semiconductor FBFET device characteristics and the study of In memory computing using FBFETs at the Intelligent Semiconductor Device & Circuit Design Laboratory (ISDL).



Min-Woo Kwon received his B.S. and Ph.D. degrees in electrical and computer engineering from Seoul National University (SNU) in 2012 and 2019, respectively. From 2019 to 2021, he worked at Samsung Semiconductor Laboratories, where he contributed to the development of 1x nm DRAM cell. From 2021 to 2024, he worked at Gangneung-Wonju National University (GWNU) as an assistant professor in the Department of Electric Engineering.

Since 2024, he has been conducting research in the Department of Electronic Engineering at Seoul National University of Science and Technology, where he is currently a professor

Analysis of the Switching Mechanism of Hafnium Oxide Layer with Nanoporous Structure by RF Sputtering

Jongho Lim¹, Myung-Hyun, and Min-Woo Kwon,²

ABSTRACT

As the demand for advanced memory technologies grows, the development of next-generation memory devices is required. One promising candidate is resistive random access memory (RRAM), which is advantageous for high-density integration in three-dimensional vertical crossbar array architectures due to its simple metal-insulator-metal structure [1]. In this study, we fabricated an RRAM device and analyzed the of the HfOx insulating layer when it possesses a nanoporous structure. The HfOx insulating layer was deposited to induce the nanoporous structure by RF sputtering. When the HfOx insulating layer has a nanoporous structure, the device exhibits a minimum current existing at a specific voltage and rectifying properties. These characteristics result from the migration of oxygen vacancies and the presence of oxygen ions in the pores. Depending on the applied voltage magnitude, the internal electric field created by the negatively charged oxygen ions in the pores shifts the voltage point of the minimum current. In addition, the Schottky-like barrier modulation induced by migration of oxygen vacancies leads to a non-linear I-V switching behavior. The resistive switching mechanism observed in the nanoporous insulating layer plays a crucial role in enhancing the device's performance. These findings provide valuable insights into understanding the electrical characteristics of other RRAM devices with similar structures.

Index terms: RRAM, HfOx, rectifying properties, nanoporous structure, Schottky-like barrier modulation

I. INTRODUCTION

Metal-oxide-based RRAM is one of the most promising non-volatile memory devices due to its high-speed switching, next-generation non-volatile memory technologies, low power consumption, high scalability, and compatibility with complementary metal-oxide semiconductor (CMOS) technology [2,3]. The resistive switching mechanism is typically attributed to the formation and rupture of conductive filaments within the dielectric layer, which can be induced by applying an external voltage. This mechanism makes RRAM a promising candidate for future memory applications. Among high-k materials, hafnium oxide (HfOx) is one of the most widely used dielectric materials for the development of high-performance RRAM devices [4]. Hafnium-based high-k dielectrics offer high dielectric constants, excellent thermal stability, and compatibility with existing semiconductor fabrication processes [5]. In addition, HfOx exhibits a high affinity for oxygen, which significantly facilitates the formation and migration of oxygen vacancies (Vo), an essential aspect of the resistive

switching mechanism. These properties make HfOx a highly desirable material for enhancing the reliability and performance of RRAM devices. Consequently, we have selected hafnium oxide as the switching layer for our RRAM device. The structure of the RRAM device is a metal-insulator-metal (MIM) structure with an insulating layer sandwiched between two metal electrodes. Many studies have explored high-density memory structures using the simple MIM configuration of RRAM. In this cross bar array structure, the sneak path current that occurs between the memory cells will induce read-out errors in the array [6]. Therefore, the sneak path current that occurs between the cells must be suppressed. To solve the sneak path problem, several research groups have used transistors or diodes in each memory cell [7]. However, the use of selector device in memory cells leads to some limitations. First, the selector device must match the operating range with the memory device [8]. Second, the addition of a selector device results in an increase in cell size, which is a limiting factor for the integration density of memristor systems. Therefore, the self-rectifying resistive switching memory becomes one of the most promising solutions to overcome the sneak path current problem without requiring an additional diode. We have derived these self-rectifying characteristics to a phenomenon that emerges by RF sputtering the switching layer. Due to the nature of the sputtering process, oxide films deposited by sputtering generally have nanoporous structures, and the existence of these pores affects the performance of the device [9-11]. In this work, we have fabricated a RRAM device in which the HfOx layer is sandwiched between titanium (Ti) and molybdenum disulfide (MoS₂) layers and studied the effect of the nanoporous structure on resistive switching behavior. The resistive switching characteristics of the device have been induced by RF sputtering HfOx insulating layer to form pores. The device shows self-rectifying resistive switching behavior with a nonlinear switching characteristics. This study will provide valuable insight into the electrical characteristics of other similar devices.

II. DEVICE FABRICATION

The fabrication process of the Ti/HfOx/MoS₂ RRAM device is depicted in Fig. 1(a). The Ti/HfOx/MoS₂ RRAM device was fabricated on a square SiO₂/Si wafer substrate. Fig. 1(b) shows the schematic of the RRAM device structure. The fabrication process of the Ti/HfOx/MoS₂ RRAM device is described in the following. First, the SiO₂/Si substrate was rinsed with acetone, isopropyl alcohol, and deionized water for 5 minutes for device fabrication and then dried with N₂ gas. Then, both the electrode and the switching layer were deposited by RF sputtering. The detailed conditions of the sputtering method that used for the fabrication of the RRAM device are summarized in Table 1. All the RF sputtering processes were carried out under the same conditions. The MoS₂ switching layer as the bottom electrode was deposited on SiO₂/Si substrate for 10 minutes. After that, to study the resistive

switching characteristics of the nanoporous structure, HfO_x film was

Table 1. RF sputtering deposition conditions.

RF power	100 W
Deposition pressure	45 mTorr
Temperature	Room temperature
Ar gas flow	50 sccm





Fig. 1. (a) The fabrication process of nanoporous HfO_x based on RRAM device; (b) The proposed Ti/HfO_x/MoS₂ RRAM structure.


deposited as an insulator using a shadow mask for 20 minutes. Finally, Ti top electrode with a diameter of 400 μm was deposited through a shadow mask.

III. RESULTS AND DISCUSSION

The resistive switching characteristics of the Ti/HfO_x/ MoS₂ RRAM device were measured by a vacuum probestation and semiconductor parameter analyzer (AgilentB1500). The voltage bias was applied to the top electrode, while the bottom electrode was grounded. Fig. 2(a) shows the I-V characteristics of the two-terminal electrode nanoporous HfO_x memory device. A positive voltage sweep was followed by a negative voltage sweep. The I-V curve exhibits two main characteristics. The first characteristic is self-rectifying resistive switching behavior. During forward and reverse voltage sweep, the Ti/HfO_x/MoS₂ RRAM device exhibited a rectifying current ratio of approximately 10² at ± 2 V. This self-rectifying property can be explained by barrier modulation due to the migration



(a)



(b)




Fig. 2. (a) Representative I-V characteristics of the HfOx device;
 (b) Position of V_{min} when supply voltage is 6 V to 16 V;
 (c) I-V curve for -5 V to 5 V and 5 V to -5 V voltage changes.

of V_o within the nanoporous HfOx layer [12]. The selfrectifying switching operation of the device, which exhibits minimal current flow at reverse voltage compared to positive voltage, can address the problem of sneak path current, one of the major issues in crossbar arrays [13]. The second characteristic is that the voltage point of the minimum current during the reverse sweep does not return to 0 V but exists at a specific negative voltage. In the nanoporous switching layer, an internal electric field may be formed in accordance with an external electric field in the pores [12]. Such a characteristic enables a wide range of switching operations. We conducted two experiments to demonstrate these two features (rectification characteristics and the specific voltage points of the minimum current) [14]. First, we set the applied voltage between 6 V and 16 V to observe the relationship with V_{min} (voltage position of minimum current). Fig. 2(b) shows the change of V_{min} according to the applied voltage. As the applied voltage increased, a linear relationship emerged, with V_{min} shifting in the positive direction. This linear relationship supports the idea that the internal electric field created by the negatively charged oxygen ions in the pores influences the external electric field [14]. The external electric field provides

provides the necessary energy for the migration of oxygen ions within the insulating layer, causing them to move and become trapped in the defects or pores. Trapped oxygen ions can lead to the formation of a local internal electric field within the insulating layer. It indicates that more negatively charged oxygen ions in the pores of the switching layer can move as the applied voltage increases. The operation of the nanoporous RRAM device shows that the formation of the internal electric field affects the resistance states of the device, allowing for the presence of a minimum current at a specific voltage. The results of the first experiment show that during the voltage sweep, the external electric field is offset by the internal electric field generated by the nanoporous HfO_x layer, counterbalancing at a specific voltage point, so that the minimum current does not return to 0 V but exists at a specific voltage point. In the second experiment, the rectification characteristics resulting from Schottky barrier modulation due to the migration of V_o within the insulating layer were investigated. The impact of voltage polarity on current and barrier modulation is explained by the I-V characteristics of the device, as illustrated by two different sweeps. Each initial voltage polarity was applied in both positive and negative directions, and the current flow was observed in the subsequent sweeps. Fig. 2© shows the blue curve representing the voltage sweep from 5 V to -5 V, while the red curve corresponds to the sweep from -5 V to 5 V. As shown in the I-V characteristics, the current response




Fig. 3. Schematic cross-section of the Ti/HfO_x/MoS₂ device structure with the negative oxygen ions in the pores driven by the external electric field.

depends on the direction of the initial voltage sweep. In the 5 V to -5 V sweep (blue curve), higher current is observed in the positive voltage region compared to the negative voltage region. Conversely, in the -5 V to 5 V sweep (red curve), higher current is observed in the negative voltage region. This non-linear I-V characteristic can be attributed to the migration of V_o within the nanoporous insulating layer, modulating the Schottky barrier at the metal-insulator interface; this corresponds to the schematics of Fig. 3 [14]. When voltage is applied, V_o within the nanoporous insulating layer begin to move according to the polarity of the electric field. In the positive sweep (5 V to -5 V), V_o are pushed towards the bottom electrode by the initially applied positive voltage at the top electrode. The accumulation of

of V_o at one end reduces the energy barrier, forming an Ohmic-like contact and enhancing current flow in the positive voltage region. Conversely, at the opposite interface, the relative lack of V_o forms a Schottky-like contact, suppressing current flow during the subsequent negative voltage sweep (0 V to -5 V). In the reverse sweep (-5 V to 5 V), due to the polarity of the applied voltage, V_o initially moves towards the top electrode. Such movement increases the barrier height at the interface between the bottom electrode and the insulating layer, forming a Schottky-like barrier, while an Ohmic-like contact is established at the opposite interface. Similarly, the barrier modulation set by the initial negative voltage suppresses current flow during the subsequent positive voltage sweep (0 V to 5 V). The results of the second experiment demonstrate that the migration of V_o , influenced by voltage polarity, results in the formation of Ohmic-like and Schottky-like contacts at the two interfaces of the insulating layer. The barrier modulation exhibits Schottky diode behavior, showing non-linear I-V switching operation as the device's self-rectifying characteristic. Overall, this analysis explains the critical role of V_o migration and internal electric field generation within the nanoporous HfO_x insulating layer. The linear relationship between applied voltage and the voltage point of minimum current highlights the dynamic nature of the internal electric field, driven by negatively charged oxygen ions. Additionally, the observed Schottky-like and Ohmic-like contacts, dependent on voltage polarity, underline the potential of this RRAM device in mitigating sneak path currents in high-density crossbar arrays. These insights will not only advance our understanding of the switching mechanisms in nanoporous HfO_x -based RRAM but also pave the way for the optimization and development of next-generation memory technologies.

IV. CONCLUSION

In summary, we analyzed the characteristics that emerge when the switching layer has a nanoporous structure. The device can be fabricated at room temperature and exhibits two distinct features that set it apart from conventional memory devices. Firstly, the position of V_{min} varies with the applied voltage, which was demonstrated to be due to the internal electric field created by the migration of negatively charged oxygen ions within the pores. The linear relationship observed between the applied voltage and V_{min} indicates a broad range of switching characteristics that can be achieved across a range of operating voltages. Secondly, the self-rectifying resistive switching behavior is shown to be due to Schottky-like barrier modulation influenced by the initial polarity of the applied voltage. This self-rectifying property has the potential to suppress sneak path currents from unselected cells in 3D vertical crossbar array structures. This analysis demonstrates that nanoporous hafnium-based memory devices offer significant advantages compared to non-porous oxide-based memory devices. The results of this study not only enhance the understanding of the switching mechanisms of these devices but also pave the way for the development of more efficient and reliable memory technologies.

ACKNOWLEDGMENTS

This research was supported by Semiconductor R&D Support Project through the Gangwon Technopark(GWTP) funded by Gangwon Province(No.GWTP 2024-029) and this work was supported by the National Research Foundation of Korea(NRF) grant funded by the Korea government(MIST)(2009-0082580).

REFERENCES

- [1] H. LI, et al., "Memristive crossbar arrays for storage and computing applications," *Advanced Intelligent Systems*, vol. 3 no. 9, 2100017, 2021.
- [2] D. Kumar, et al., "Metal oxide resistive switching memory: Materials, properties and switching mechanisms," *Ceramics International*, vol. 43, pp. S547-S556, 2017.
- [3] H. S. Wong, H.-S. Philip, et al., "Metal-oxide RRAM," *Proceedings of the IEEE*, vol. 100, no. 6, pp. 1951-1970, 2012.
- [4] H.-Y. Lee, et al., "Low-power switching of nonvolatile resistive memory using hafnium oxide," *Japanese Journal of Applied Physics*, vol. 46, no. 4S, 2175, 2007.
- [5] M. Y. Chan, et al., "Resistive switching effects of HfO₂ high-k dielectric," *Microelectronic Engineering*, vol. 85, no. 12, pp. 2420-2424, 2008.
- [6] H.-Y. Chen, et al., "HfO_x based vertical resistive random access memory for cost-effective 3D cross-point architecture without cell selector," *Proc. of 2012 International Electron Devices Meeting, IEEE*, vol. 20, no. 7, pp. 1-4, 2012.
- [7] M. Y. Song, et al., "Realization of one-diode-type resistive switching memory with Cr/SrTiO₃ film," *Applied Physics Express*, vol. 5, no. 9, 091202, 2012.
- [8] G. H. Kim, et al., "32×32 crossbar array resistive memory composed of a stacked Schottky diode and unipolar resistive memory," *Advanced Functional Materials*, vol. 23, no. 11, pp. 1440-1449, 2013.
- [9] J. M. Ngaruiya, et al., "Preparation and characterization of tantalum oxide films produced by reactive DC magnetron sputtering," *Physica Status Solidi A*, vol. 198, no. 1, pp. 99-110, 2003.
- [10] T. Tsuruoka, et al., "Effects of moisture on the switching characteristics of oxide-based, gapless-type atomic switches," *Advanced Functional Materials*, vol. 22, no. 1, pp. 70-77, 2012.
- [11] Y. Kobayashi, et al., "Nanoporous structure of sputter deposited silicon oxide films characterized by positronium annihilation spectroscopy," *Journal of Applied Physics*, vol. 91, no. 3, pp. 1704-1706, 2002.
- [12] S. Kwon, et al., "Structurally engineered nanoporous Ta₂O_{5-x} selector-less memristor for high uniformity and low power consumption," *ACS Applied Materials & Interfaces*, vol. 9, no. 39, pp.

pp. 34015-34023, 2017.

[13] L. Shi, et al., "Research progress on solutions to the sneak path issue in memristor crossbar arrays," *Nanoscale Advances*, vol. 2, no. 5, pp. 1811-1827, 2020

[14] G. Wang, et al., "Three-dimensional networked nanoporous Ta₂O₅-x memory system for ultrahigh density storage," *Nano Letters*, vol. 15, no. 9, pp. 6009-6014, 2015.



Min-Woo Kwon received his B.S. and Ph.D. degrees in electrical and computer engineering from Seoul National University (SNU) in 2012 and 2019, respectively. From 2019 to 2021, he worked at Samsung Semiconductor Laboratories, where he contributed to the development of 1x nm DRAM cell transistors and their characterization. From 2021 to 2024, he worked at Gangneung-Wonju National University (GWNU) as an assistant professor in the Department of

Electric Engineering. Since 2024, he has been conducting research in the Department of Electronic Engineering at Seoul National University of Science and Technology, where he is currently a professor.



Jongho Lim entered the Department of Electronic Engineering at Gangneung-Wonju National University in 2019, and is currently pursuing his B.S. degree. His main research interests include RRAM (Resistive Random Access memory), a type of next-generation memory semiconductor device.



Iyung-Hyun Baek was born in Seoul, Korea, in 1990. He received his B.S. degree in Electrical Engineering from Seoul National University (SNU), Seoul, Korea in 2013, and his Ph.D. in Electrical and Computer Engineering from SNU, Seoul, Korea, in 2020. He worked at Samsung Electronics Co., Ltd. (Hwasung, Korea) as a Staff Engineer from 2020 to 2023. In 2023, he joined Gangneung-Wonju

National University (GWNU, Korea) as an assistant professor in the Department of Electronics and Semiconductor Engineering. His main research interests are non-volatile memory technologies and neuromorphic systems.

A Second-order Delta-sigma Modulator for Battery Management System DC Measurement

Ji-Ho Park, Jun-Ho Boo, Jae-Geun Lim, Hyoung-Jung Kim, Jae-Hyuk Lee, Seong-Bo Park, Joo-Yeul

ABSTRACT

This paper presents a second-order modified feed-forward (FF) delta-sigma modulator for battery management system DC measurement. The proposed ADC employs a modified 3-bit feedback digital-to-analog converter (DAC) with the data weight averaging (DWA) technique to improve the capacitance matching. The modified 3-bit DAC reduces the logic complexity of the DWA by simplifying the switching network of unit capacitors. Additionally, the proposed ADC adopts capacitor swapping technique between the input and reference sampling capacitors to minimize its gain error. To further improve the performance of the proposed ADC, system-level low frequency chopping (CHL) and correlated double sampling (CDS) are employed to mitigate offset and flicker noise. The prototype ADC is fabricated in a 180 nm CMOS process, and the core area is 0.53 mm². It consumes 9.48 μ W from a 1.8 V supply voltage at an operating clock frequency of 19.2 kHz with an oversampling ratio (OSR) of 256. It achieves a dynamic range (DR) of 102.4 dB, a resolution of 7 μ V_{rms}, and an offset of 6.86 μ V, resulting in a Schreier figure-of-merit (FoM) of 165.3 dB.

Index terms: Analog-to-digital converter (ADC), delta-sigma modulator, data weight averaging (DWA), digital-to-analog converter (DAC), feed-forward (FF)

I. INTRODUCTION

In a battery management system (BMS), a voltage sensing integrated circuit (IC) is an essential block for monitoring the state of charge (SOC), which indicates the remaining power of the battery cells [1-4]. Fig. 1 illustrates the block diagram of the voltage sensing IC for BMS, which consists of a high voltage multiplexer (HVMUX) to select battery cells, a level shifter to scale down the high voltage of the battery cells, a voltage reference generator, and an analog-to-digital converter (ADC) [1]. Among these, the key building block is the ADC which requires




Fig. 1. Block diagram of the voltage sensing IC for BMS.

high-resolution, and delta-sigma ADCs are well suited for the voltage sensing because they can achieve high accuracy through oversampling and noise shaping [5,6]. In the delta-sigma ADCs, an input feed-forward (FF) topology is widely used for high-resolution because it eases the design requirements of the integrators by processing the quantization noise only [7]. This allows for the reduction of quantization noise and the swing range of the integrators by employing a multi-bit digital-to-analog converter (DAC), and the DWA is used to correct the mis-match of unit capacitors in the DAC [8]. However, due to signal attenuation within the internal FF path, the comparator accuracy requirements become more challenging, and the load capacitance of the first integrator is affected by the quantizer, reducing power efficiency. Given these constraints, the modified FF topology [9,10], which removes the internal FF path, has emerged. The load capacitance of the first integrator is no longer affected by the quantizer, and simplified passive summing reduces signal attenuation.

In addition to the power efficient topology described above, the proposed architecture employs a modified 3-bit feedback DAC with data weight averaging (DWA). The modified DAC reduces the complexity of the DWA logic, thereby increasing power and area efficiency. The proposed modulator is fabricated in a 180 nm CMOS process, and achieves a dynamic range (DR) of 102.4 dB and a Schreier figure-of-merit (FoM) of 165.3 dB. The rest of this article is organized as follows: Section II explains the architecture of the proposed delta-sigma modulator. Section III discusses the details of the circuit implementation. The measurement results of the prototype modulator are presented in Section IV, and this article concludes with Section V.

II. PROPOSED ARCHITECTURE

The architecture of the proposed delta-sigma modulator is shown in Fig. 2. The modulator employs the modified FF topology and consists of a first integrator, a second integrator with an analog signal processing block, $H_A(z)$, a 3-bit flash quantizer with a passive switched capacitor (SC) adder, and a feedback DAC with DWA. The output of the modulator, $D_O(z)$, and the outputs of two integrators, $V_1(z)$ and $V_2(z)$, are given by

$$D_O(z) = U(z) \cdot STF(z) + Q(z) \cdot NTF(z), \quad (1)$$

$$V_1(z) = Q(z) \cdot z^{-\frac{1}{2}} \cdot (1 - z^{-1}), \quad (2)$$

$$V_2(z) = Q(z) \cdot z^{-1} \cdot (2 - z^{-1}), \quad (3)$$




Fig. 2. Architecture of the proposed delta-sigma modulator.




Fig. 3. The modified DAC with DWA and the output levels.

where $V_{IN}(z)$ and $Q(z)$ indicate the input of the modulator and quantization noise, respectively. Thanks to the modified FF topology, integrators handle only quantization noise as shown in (2) and (3), which reduces the swing range of the integrators [9,10]. Also, due to $H_A(z)$ in the modified FF architecture, the design requirement of the comparators is relaxed, and power efficiency is increased.

For the feedback DAC, the proposed ADC adopts a modified 3-bit DAC with seven unit capacitors, removing one capacitor connected to ground, as shown in Fig. 3. In the modified DAC, all of the bottom plates of the capacitors switch only between $+V_{REF}$ and $-V_{REF}$, which simplifies the DWA logic complexity. The DAC output ranges from $-7/7V_{REF}$ to $+7/7V_{REF}$ in steps of $2/7V_{REF}$. To reduce the mismatch between unit capacitors, the conventional DWA technique is applied [8].

III. CIRCUIT IMPLEMENTATION

1. Proposed Delta-Sigma Modulator

The overall schematic of the proposed delta-sigma modulator and its timing are shown in Fig. 4. The modulator is implemented in a fully differential structure and operates with two non-overlapping clocks, ϕ_1 and ϕ_2 . In the first integrator, DWA is employed to minimize the capacitance mismatch, and its operation is as follows. In the ϕ_1 phase, the flash quantizer determines the 3-bit digital output, and in the ϕ_2 phase, the reference sampling capacitors are shifted according to the output code. Two additional clock signals ϕ_3 and ϕ_4 are employed to implement the transfer function $2-z^{-1}$ of the second integrator. Using the thermal noise analysis presented in [11], the sampling capacitance values for both integrators were determined. To reduce the degradation of modulator performance due to thermal noise, the total sampling capacac




Fig. 4. The overall schematic of the proposed second-order modified FF delta-sigma modulator and its timing.

tance of the first integrator is set to be 1.5 pF, that of the second integrator to 200 fF, and the input capacitance of the quantizer to 100 fF, since the thermal noise generated in the second integrator and the quantizer is shaped, allowing for smaller capacitor values [11].

A resistive-ladder (R-ladder) has been used on-chip to generate the reference voltage for the flash quantizer. Since static current is produced in the R-ladder, increasing the total resistance reduces power

consumption. However, feedthrough caused by the input stage capacitance between the quantizer's input and the reference voltage leads to distortion in the ADC [12]. To address this, the maximum feedthrough at the midpoint of the R-ladder is limited to 0.1 LSB. The total resistance is determined by the following equation

$$R = \frac{4\phi}{\pi 2^n f_{in} C}, \quad (4)$$

where ϕ is the feedthrough in LSB and n is the resolution of the quantizer and C is the total capacitance from the R-ladder, and f_{in} is the input frequency of the quantizer [12]. As a result, the total resistance must be set below 1.18 M Ω . Considering feedthrough and static current, a total resistance of 0.93 M Ω was chosen. This R-ladder occupies an area of 0.07 mm².

Correlated double sampling (CDS) is employed in the first integrator to mitigate offset and flicker noise [13]. Furthermore, A system-level low-frequency chopping (CHL) technique suppresses the residual offset of the modulator by periodically inverting the polarity of the input and output [14]. Therefore, chopped switches are employed at the input and output paths. In this design, the chopped switch control clock, $\phi_{syschop}$, is used to enable one CHL transition in one conversion cycle. To match the polarity of the integration path between before and after the CHL transition, chopped switches employed for the feedback capacitors. Additionally, the chopped switches are also employed in the sampling capacitors of the second integrator, except for the additional sampling capacitor, CS2A, which is reset in the ϕ_1 phase. During the first reference sampling after the CHL transition, since the modulator output which provides feedback to the DAC has the same polarity as the previous state, a $\phi_{syschop_d}$ clock signal is used to invert the output polarity of the feedback path to match the polarity of the input and feedback DAC [15]. This process modulates the systematic offset and removes it after passing through the decimation filter.

2. Loop Filter

The schematic of the first integrator and its timing are shown in Fig. 5. Bootstrapped switches are employed to enhance input sampling linearity [16]. To reduce ADC gain error caused by the capacitance mismatch between the input sampling capacitor CS1,1[k] and the reference sampling capacitor CS1,2[k], a capacitor swapping technique is employed to average out the capacitance mismatch as follows: During one conversion cycle, the CS1,1[k] and CS1,2[k] arrays are swapped twice to ensure that the averaged capacitance is used for both input and reference sampling. The schematic of the second integrator with the transfer function, $2 - z^{-1}$, and its timing are shown in Fig. 6. For the second

integrator, three sampling capacitors are employed: two sampling capacitors $C_{S2,1}, C_{S2,2}$, and an additional capacitor C_{S2A} . During the following ϕ_3 phase, $C_{S2,2}$ and C_{S2A} are connected to integrate the output of the first integrator $V_1[n-1]$ without delay. At this time, the remaining $C_{S2,1}$ samples the output of the first integrator. Then, during the subsequent ϕ_1 phase, C_{S2A} is re




Fig. 5. Schematic of the first integrator and its timing.




Fig. 6. Schematic of the second integrator and its timing.

set. In the following ϕ_4 phase, similar to the ϕ_3 phase, the previously sampled CS2,1 and CS2A are connected for integration. Finally, the output of the second integrator $V_2[n]$ becomes $2 \cdot V_1[n] - V_1[n-1]$, and this sequence of operations implements the transfer function $2 - z^{-1}$.

IV. MEASUREMENT RESULTS

The prototype delta-sigma modulator is implemented in a 180 nm CMOS process. Fig. 7 shows the die micrograph of the proposed modulator. The core area is 0.53 mm^2 . Fig. 8 shows the power breakdown of the proposed modulator. From a 1.8 V supply, the modulator consumes $9.48 \text{ }\mu\text{W}$ at 19.2 kHz sampling frequency. Fig. 9 shows the measured output spectrum of the proposed modulator with a 0.6 VDC input and input shorted, respectively. The measured DR is 102.4 dB and Fig. 10 shows the measured offset




Fig. 7. Die micrograph of the proposed modulator.




Fig. 8. Power breakdown of the proposed modulator.




Fig. 9. Measured output spectrum of the proposed modulator.




Fig. 10. Measured offset of the proposed modulator with (a) chopped off, and (b) chopped on.

with and without CHL, and for this measurement, a sinc3 filter is implemented off-chip for decimation in MATLAB. The maximum offset from eight samples without CHL is 50 μV , and it drops below 6.86 μV with CHL. The measured performance of the proposed modulator is summarized and compared in Table 1.

Table 1. Performance summary and comparison table.

	This work	[17]	[18]	[19]	[20]
Architecture	DT DSM	CT DSM	CT DSM	DT IDSM	DT DSM
Process (nm)	180	65	180	180	110
F _{CLS} (kHz)	19.2	0.512	64	5000	512
OSR	256	256	128	250	128
BW (Hz)	18.75	1	250	10000	2000
Supply (V)	1.8	1.2	1.8	1.8	1.5
Power (μW)	9.48	15	2.16	83	62.43
DR (dB)	102.4	105	81.4	89.1	96.3
Resolution (μV _{rms})	7	4	-	19	-
Offset (μV)	6.86	-	-	-	-
Area (mm ²)	0.523	9.07	0.29	0.35	0.165
*FoM _s	165	153	162	162	171

$$*FoM_s = DR + 10 \cdot \log_{10}(BW/Power)$$

V. CONCLUSION

This paper presents a second-order modified FF deltasigma modulator for BMS DC measurement. The proposed modulator employs the modified 3-bit feedback DAC to reduce the complexity of the DWA logic, and a capacitor swapping technique is adopted to minimize the gain error from sampling capacitance mismatch. Additionally, the CDS and CHL techniques are applied to minimize offset and flicker noise. The prototype modulator, fabricated in a 180 nm CMOS process, achieved a DR of 102.4 dB, a resolution of 7 μV_{rms}, and an offset of 6.86 μV while consuming 9.48 μW.

ACKNOWLEDGMENTS

This work was supported by Korea Institute for Advancement of Technology (KIAT) grant funded by the Korea Government (MOTIE) (P0017011, HRD program for Industrial Innovation) and was supported by the MSIT (Ministry of Science and ICT), Korea, under the ITRC (Information Technology Research Center) support program (IITP-2024-RS-2023-00260091) supervised by the IITP (Institute for Information & Communications Technology Planning & Evaluation). The EDA tool was supported by the IC Design Education Center (IDEC), Korea and the chip fabrication was supported by the

REFERENCES

- [1] J. -K. Lee, et al., "ASIL-D compliant battery monitoring IC with high measurement accuracy and robust communication," *Proc. of 2023 IEEE International Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, USA, pp.322-324, 2023.
- [2] K. Kadirvel, J. Carpenter, P. Huynh, J. M. Ross, R. Shoemaker, and B. Lum-Shue-Chan, "A stackable, 6-cell, LiIon, battery management IC for electric vehicles with 13, 12-bit $\Sigma\Delta$ ADCs, cell balancing, and direct-connect current-mode communications," *IEEE Journal of SolidState Circuits*, vol. 49, no. 4, pp. 928-934, April 2014.
- [3] Z.-Y. Hou, P.-Y. Lou, and C.-C. Wang, "State of charge, state of health, and state of function monitoring for EV BMS," *Proc. of 2017 IEEE International Conference on Consumer Electronics (ICCE)*, Las Vegas, NV, USA, pp. 310-311, 2017.
- [4] J.-H. Boo, et al., "A single-trim switched capacitor CMOS bandgap reference with a 3σ inaccuracy of +0.02%, -0.12% for battery-monitoring applications," *IEEE Journal of Solid-State Circuits*, vol. 56, no. 4, pp. 1197-1206, April 2021.
- [5] Linear Technology, LTC2947-65 Data sheet, Accessed: Oct. 2023. [Online]. Available: <https://www.analog.com/media/en/technicaldocumentation/data-sheets/LTC2947-65.pdf>.
- [6] Texas Instruments. BQ76905 2-Series to 5-Series HighAccuracy Battery Monitor and Protector for Li-Ion,Li-Polymer, LiFePO4(LFP), and LTO Battery Packs Data sheet, Accessed: Nov. 2023. [Online]. Available:<https://www.ti.com/lit/pdf/SLUSE97>.
- [7] J. Silva, U. Moon, J. Steensguqr, and G. C. Temes, "Wide band low distortion delta-sigma ADC topology," *IEE Electron. Lett.*, vol. 37, no.12, pp. 737-738, Jun. 2001.
- [8] R. T. Braird and T. S. Fiez, "Linearity enhancement of multi-bit $\Sigma\Delta$ A/D and D/A converters using data weighted averaging," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 42, no. 12, pp. 753-762, Dec. 1995.
- [9] K. Cho, Y. Kwak, H. Kim, and G. Ahn, "A 101 dB dynamic range, 2kHz bandwidth delta-sigma modulator with a modified feedforward architecture," *IEICE Electron. Exp.*, vol. 15, no. 21, Art. no. 20180848, 2018.
- [10] B.-H. Yu, et.al., "A 97.7-dB DR 12.3- μ W 1-kHz Bandwidth 2nd order delta-sigma modulator with a fully differential class-AB Op-Amp using floating class-AB control," *J. Semiconductor Technology and Science (JSTS)*, vol. 23, no. 5, pp. 265-272, Oct. 2023.
- [11] R. Schreier, J. Silva, J. Steensgaard, and G. C. Temes, "Design-oriented estimation of thermal noise in switchedcapacitor circuits," *IEEE Transactions on Circuits and Systems I: Regular Papers*,

vol. 52, no. 11, pp. 2358-2368, Nov. 2005.

[12] A. G. W. Venes and R. J. van-de-Plassche, "An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing," *IEEE Journal of Solid State Circuits*, vol. 31, no. 12, pp. 1846-1853, Dec. 1996.

[13] C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," *Proceedings of IEEE*, vol. 84, no. 11, pp. 1584-1614, Nov. 1996.

[14] M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, "A CMOS smart temperature sensor with a 3σ inaccuracy of $\pm 0.1^\circ\text{C}$ from -55°C to 125°C ," *IEEE Journal of Solid State Circuits*, vol. 40, no. 12, pp. 2805-2815, Dec. 2005.

[15] Z. Tang, R. Zamparetti, Y. Furuta, T. Nezuka, and K. A. A. Makinwa, "A versatile $\pm 25\text{-A}$ shunt-based current sensor with $\pm 0.25\%$ gain error from -40°C to 85°C ," *IEEE Journal of Solid-State Circuits*, vol. 57, no. 12, pp. 3716-3725, Dec. 2022.

[16] M. Dessouky and A. Kaiser, "Very low-voltage digital audio $\Sigma\Delta$ modulator with 88-dB dynamic range using local switch bootstrapping," *IEEE Journal of Solid-State Circuits*, vol. 36, no. 3, pp. 349-355, March 2001.

[17] J. Aymerich, et al., "A 15- μW 105-dB 1.8-V_{pp} Potentiostatic delta-sigma modulator for wearable electrochemical transducers in 65-nm CMOS technology," *IEEE Access*, vol. 8, pp. 62127-62136, 2020.

[18] J. Kim, Q. Duan, J. Choi, C. Song, and J. Roh, "A 2.16- μW low-power continuous-time delta-sigma modulator with improved-linearity Gm for wearable ECG application," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 69, no. 11, pp. 4223-4227, Nov. 2022.

[19] J. Liang and D. A. Johns, "A frequency-scalable 15-bit incremental ADC for low power sensor applications," *Proc. of 2010 IEEE International Symposium on Circuits and Systems*, Paris, France, pp. 2418-2421, 2010.

[20] J. Han, K. Cho, H. Kim, J. Boo, J. Kim, and G. Ahn, "A 96dB dynamic range 2kHz bandwidth 2nd order delta-sigma modulator using modified feed-forward architecture with delayed feedback," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 5, pp. 1645-1649, May 2021.



Ji-Ho Park received the B.S. degree in electronic engineering from Sogang University, Seoul, Korea, in 2023, where he is currently pursuing the M.S. degree. Mr. Park is a recipient of a scholarship sponsored by Samsung Electronics. His current research interests include high-resolution data converters and sensor interfaces.



Jun-Ho Boo received the B.S. and Ph.D. degrees in electronic engineering from Sogang University, Seoul, Korea, in 2017 and 2023,, respectively. From 2023 to 2025, he was a Staff Engineer at Memory Division, Samsung Electronics, Hwaseong, Korea. His current research interests include analog and mixed-signal circuits, data converters, and sensor interfaces.



Jae-Geun Lim received the B.S. degree in electronic engineering from Sogang University, Seoul, Korea, in 2019, where he is currently pursuing the Ph.D. degree. Mr. Lim is a recipient of a scholarship sponsored by Samsung electronics. His current research interests include low-power and high-speed analog-to-digital converter.



Hyoung-Jung Kim received the B.S. degree in electronic engineering from Sogang University, Seoul, Korea, in 2020, where he is currently pursuing the Phd degree. Mr. Kim is a recipient of a scholarship sponsored by Samsung electronics. His current interests are in the design of low-power and high-speed analog-to-digital converter.



Jae-Hyuk Lee received the B.S. degree in electronic engineering from Sogang University, Seoul, Korea, in 2020, where he is currently pursuing the phd degree. Mr. Lee is a recipient of a scholarship sponsored by Samsung electronics. His current interests are in the design of high speed, high-resolution CMOS data converters, and very high-speed mixed-mode integrated

systems.



Seong-Bo Park received the B.S. degree in electronic engineering from Sogang University, Seoul, Korea, in 2022, where he is currently pursuing the Ph.D. degree. His current research interests include data converters, and sensor interfaces.



Joo-Yeul Yang received the B.S. degree in electronic engineering from Sogang University, Seoul, Korea, in 2023, where he is currently pursuing the M.S. degree. Mr. Yang is a recipient of a scholarship sponsored by Samsung electronics. His current research interests include data converters and mixed-signal circuit design.



Gil-Cho Ahn received the B.S. and M.S. degrees in electronic engineering from Sogang University, Seoul, Korea, in 1994 and 1996, respectively, and the Ph.D. degree in electrical engineering from Oregon State University, Corvallis, in 2005. From 1996 to 2001, he was a Design Engineer at Samsung Electronics, Kiheung, Korea, working on mixed analog digital integrat

ed circuits. From 2005 to 2008, he was with Broadcom Corporation, Irvine, CA, working on AFE for digital TV. Currently, he is a Professor in the Department of Electronic Engineering, Sogang University. His research interests include high-speed, high-resolution data converters and low-voltage, low-power mixed-signal circuits design.

Design Optimization of L-Shaped Gate Negative Capacitance Si/Ge Heterojunction TFET With Channel Doping

Xinfeng Zheng, Weifeng Lü, Yubin Wang, Shuaiwei Zhao, and Honglei Huo

ABSTRACT

In this paper, to improve the performance of L-shaped gate heterojunction tunneling field-effect transistor (LG-HJ-TFET), an L-shaped gate negative capacitance Si/Ge heterojunction TFET with channel doping (NCHJCD-LTFET) was proposed, whose electrical characteristics were investigated through technology computer-aided design simulations in Sentaurus. The NCHJ-CD-LTFET has doping (n^+ -doping for an n-type TFET) in the corner region of the channel, which plays an important role in modulating the energy bands that reduce the bandgap between the source and channel in the doping area. Thus, compared with the LG-HJ-TFET, the band-to-band tunneling of NCHJ-CD-LTFET occurs at a lower gate voltage (V_{GS}), and the threshold voltage (V_{TH}) is significantly reduced from 0.221 to 0.181 V. In addition, a ferroelectric layer was deposited above the horizontal gate dielectric to further improve the electrical characteristics owing to the negative-capacitance effects. With comprehensive adjustment the doping concentration of the channel corner region (NCH, CO) and the thickness of the ferroelectric layer (TFE), the NCHJ-CD-LTFET had a low V_{TH} of 0.145 V, a high on-state current (I_{ON}) of $27.5 \mu A/\mu m$, a high switching current ratio (I_{ON}/I_{OFF}) of 2.1×10^8 and a steep average subthreshold slope (SSAVE) of 24.92 mV/decade.

Index terms: Band-to-band tunneling, L-shaped gate TFET, negative capacitance, channel doping, energy band modulation

I. INTRODUCTION

With the development of integrated circuits, the number of transistors on a chip and the operating frequency are increasing. Although these improve the chip performance, they also increase the power consumption [1]. Because complementary metal-oxide-semiconductor devices rely on thermal injection as the carrier emission mechanism, their subthreshold slope (SS) cannot be lower than 60 mV/decade at room temperature, owing to Boltzmann's tyranny [2], resulting in a transistor that does not satisfy both the high-performance and low-power consumption requirements. Fortunately, tunneling field-effect transistors (TFETs) that utilize quantum-mechanical band-to-band tunneling (BTBT) can overcome Boltzmann's tyranny and obtain sub-60 mV/decade SSs [3-9]. However, conventional TFETs have drawbacks, such as their low on-state currents (I_{ON}) [10,11]. In many proposed TFETs structures, such as L-TFETs [12,13], U-TFETs [14], and Z-TFETs [15], I_{ON} is increased by increasing the BTBT area. In particular, the performance of L-shaped channel TFETs has

been improved via doping or the addition of ferroelectric layers [16-19]. Doping engineering can achieve abrupt switching by mitigating the BTBT at the corner edge of the source region in a negative capacitance TFET (NCTFET) [18]. Recently, an L-shaped gate InGaAs/GaAsSb heterojunction TFET was presented that extends the source to increase the BTBT area between source and channel for increasing I_{ON} [20]. However, few studies have focused on capacitance Si/Ge heterojunction tunneling field-effect transistor with channel doping (NCHJ-CD-LTFET) was developed and investigated via technology computer-aided design (TCAD) simulations with calibrated model parameters [21]. Compared with the LG-HJ-TFET, the NCHJ-CD-LTFET has a far lower threshold voltage (V_{TH}). The energy bands of the corner doping region are modulated via channel doping, which reduces the tunneling barrier between the source and the channel and the ferroelectric layer can amplify the internal gate voltage to increase the electric potential of the channel surface. Meanwhile, the negative-capacitance effects can suppress BTBT at $V_{GS} = 0$ V and reduce the off-state current (I_{OFF}). The doping concentration of the channel corner region ($N_{CH,CO}$) and the ferroelectric-layer thickness (TFE) can be adjusted to optimize the electrical performance of the device, lowering power consumption and improving drive capability.

II. STRUCTURE AND MECHANISM OF THE NCHJ-CD-LTFET

Fig. 1(a) shows a schematic of the proposed NCHJ-CD-LTFET structure. The tunneling junction consists of a p^+ Ge source and an n^+ Si channel. The drain is a silicon material, and the doping concentration of the source, drain and channel are 2×10^{19} , 1×10^{17} and $1 \times 10^{18} \text{ cm}^{-3}$, respectively. The source and drain are separated by a 4-nm-thick HfO_2 barrier layer. The gate dielectric is a 1-nm-thick HfO_2 layer with a dielectric constant of 22. A ferroelectric layer is deposited above the horizontal gate dielectric. In addition, the work function of the gate is 4.2 eV and the structural parameters are presented in Table 1. Fig. 1(b) shows the brief process flow for the fabrication of NCHJ-CD-LTFET.

Fig. 2 presents the electrostatic potential of the corner doping region. As shown, the electrostatic potential along the diagonal direction decreases faster than the vertical and horizontal potentials, and at the same distance from the gate, the diagonal electrostatic potential is lower than the vertical and horizontal potentials. Therefore, the energy bands can be modulated via heavy doping in this region. Figs. 3(a) and 3(b) present the energy bands with and without heavy doping, respectively. As shown, with heavy doping in the corner-doping region, the energy bands bend downward, and the bandgap between the source and doping region is reduced. Therefore, BTBT can occur at lower gate voltages (V_{GS}).





Fig. 1. (a) Structure of the proposed NCHJ-CD-LTFET. (b) The brief process flow for the NCHJ-CD-LTFE.




Fig. 2. Electrostatic potential of the corner doping region.

To accurately analyze the electrical characteristics of the NCHJ-CD-LTFET, the nonlocal BTBT and LandauKhalatnikov (L-K) models were used. The Kane model parameters were $F0 = 1 \text{ V/m}$, $P = 2.5$, $ASi = 4.0 \times 10^{14} \text{ cm}^{-3} \cdot \text{s}^{-1}$, $BSi = 9.9 \times 10^6 \text{ V} \cdot \text{cm}^{-1}$ [24], and the L-K model parameters were $\alpha = -1.299 \times 10^{11} \text{ cm/F}$, $\beta =$




Fig. 3. Band energy diagrams (a) with and (b) without heavy doping.




Fig. 4. (a) Calibration of the BTBT parameters using simulated transfer characteristics (I_{DS} - V_{GS}) of the referenced NCTFET [18]. (b) Calibration of the L-K model matched to referenced result [25].

$6.4952 \times 10^{20} \text{ cm}^{-3}/(\text{Fc}2)$ and $\gamma = 5.0 \times 10^{30} \text{ cm}^{-3}/(\text{Fc}4)$ [25,26]. Meanwhile, both the nonlocal BTBT model and L-K model parameters were matched to the reference [18], as shown in Fig. 4(a). Fig. 4(b) shows the simulated P-E curve matched to the reference data [25]. Furthermore, the old Slotboom, Fermi, Shockley-Read-Hall recombination, High-field saturation, e-normal and doping dependence models are also used. Here, the turn-on voltage (V_{ON}) was defined as the V_{GS} at $I_{DS} = 2 \times 10^{-13} \text{ A}/\mu\text{m}$ [18]. The V_{TH} was extracted at $I_{DS} = 1 \times 10^{-7} \text{ A}/\mu\text{m}$ and the average subthreshold slope (SSAVE) was calculated by averaging the SS in the I_{DS} range of 2×10^{-13} to $1 \times 10^{-7} \text{ A}/\mu\text{m}$.

Table 1. Structural parameters used for the proposed device design.

Symbol	Quantity	Value
L_G	Gate Length	71 nm
L_S	Source Length	20 nm
L_D	Drain Length	20 nm
H_D	Drain Height	28 nm
H_S	Source Height	80 nm
T_{CH}	Channel Thickness	8 nm
T_B	Barrier Thickness	4 nm

III. RESULT AND DISCUSSION

1. Channel Doping Engineering

To enhance the realizability of the simulation, we consider the actual corner shape in fabrication and replace the vertical corner with a curved corner. As shown in Fig. 5(a), electrical properties are virtually unchanged. Meanwhile, the interface defect states between the HfO_2 and the channel are also taken into consideration. Acceptortype traps are added at the interface (for n-type transistors) with trap concentrations ranging from 1×10^{11} to $1 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$ [27]. The transfer characteristic curves are shown in Fig. 5(b) and curves remained almost unchanged with an increasing concentration of traps. In addition, we also consider the impact of Gaussian doping and Uniform doping of the source on transistor performance. The Gaussian doping has a peak concentration of $3 \times 10^{19} \text{ cm}^{-3}$, a background doping of $1 \times 10^{19} \text{ cm}^{-3}$, and a junction depth of 6 nm as shown in Fig. 6(a). The results indicate that the curve of Gaussian doping is slightly degraded in the subthreshold region and increased in I_{ON} . This

is because as the doping concentration changes, the energyband of the source also changes. The VON decreases as the source doping concentration increases, due to the downward bending of the energy band. The ION is determined by the junction depth and the background concentration of




Fig. 5. (a) Transfer characteristics at $V_{DS} = 0.5$ V with curved corner and vertical corner. (b) Transfer characteristics at $V_{DS} = 0.5$ V with different acceptor-type traps concentrations.




Fig. 6. (a) Transfer characteristics at $V_{DS} = 0.5$ V with different doping methods for source region. (b) Transfer characteristics at $V_{DS} = 0.5$ V with SiO $_2$ barrier and HfO $_2$ barrier.




Fig. 7. Transfer characteristics at $V_{DS} = 0.5$ V with different $N_{CH,CO}$ values.


Gaussian doping. This work focuses on optimizing transistors through corner doping and the ferroelectric layer, so, in summary, we use vertical corner, no interface trap, uniformly doped transistors as the object of study.

Besides, Fig. 6(b) compares the transfer characteristic curves of using low-k material (SiO₂) and using HfO₂ as a barrier layer. The result shows that using HfO₂ as a barrier layer results in lower I_{DS} at V_{GS} below 0.06 V. Therefore, we choose to use HfO₂ as our barrier layer.


Figs. 3(a) and 3(b) indicate that heavy doping (n^+ -doping for an n-type TFET) can modulate the energy bands of the corner doping region and reduce the tunneling barrier. To optimize the performance, the effects of $N_{CH,CO}$ were assessed from 1×10^{18} to $1.5 \times 10^{19} \text{ cm}^{-3}$.

Fig. 7 shows the I_{DS} - V_{GS} curves of the LG-HJ-TFET with channel doping (HJ-CD-LTFET) at different $N_{CH,CO}$ values. As $N_{CH,CO}$ increases, the curves in the subthreshold region shift to the left, and the saturation curves move upward. Fig. 8(a) indicates that as $N_{CH,CO}$ increases from 1×10^{18} to $1.1 \times 10^{19} \text{ cm}^{-3}$, I_{OFF} remains nearly constant, and I_{ON} increases, as shown in Fig. 7; thus, the switching current ratio (I_{ON}/I_{OFF}) increases. However, at $N_{CH,CO} = 1.3 \times 10^{19} \text{ cm}^{-3}$, the off-state current (I_{OFF}) increases rapidly, and I_{ON}/I_{OFF} decreases. The same trend is more obvious at $N_{CH,CO} = 1.5 \times 10^{19} \text{ cm}^{-3}$. Fig. 8(b) shows that V_{TH} continuously decreases, and the rate of reduction increases with increasing $N_{CH,CO}$. Meanwhile, SS_{AVE} remains almost unchanged when $N_{CH,CO}$ increases from 1×10^{18} to $1.3 \times 10^{19} \text{ cm}^{-3}$.

This is because with an increase in $N_{CH,CO}$, the energy bands of the corner doping region bend downwards, as



(a)



(b)

Fig. 8. (a) I_{OFF} , $I_{\text{ON}}/I_{\text{OFF}}$, (b) SS_{AVE} , and V_{TH} of the proposed HJ-CD-LTFET with different $N_{CH,CO}$ values.

shown in Fig. 9(a). When $N_{CH,CO}$ ranges from 1×10^{18} to $1.27 \times 10^{19} \text{ cm}^{-3}$, the conduction band bottom of the channel gradually approaches the valence band top of the source, allowing electrons to tunnel from the source to the channel at a lower voltage. Fig. 9(b) confirms that as $N_{CH,CO}$ increases, significant changes in the band-to-band generation increase fast at a low V_{GS} , and the total band-to-band generation is enhanced. Simultaneously, the energy bands do not overlap, and the band-to-band generation remains nearly constant at $V_{GS} = 0 \text{ V}$. Thus, V_{TH} and V_{ON} decrease, and I_{ON} increases. Fig. 10 shows that the BTBT in the corner of HJ-CD-LTFET (BT BT CO) does not occur at $N_{CH,CO}$ from 1×10^{18} to $1.27 \times 10^{19} \text{ cm}^{-3}$. As the $N_{CH,CO}$ continues to increase, the energy band continues to bend downwards and partial overlap occurs between the valence band at the top of the source and the conduction band at the bottom of the channel at $V_{GS} = 0 \text{ V}$, as shown in Fig. 9(a). Therefore, as indicated by Fig. 10, BTBT CO occurs




Fig. 9. (a) I_{OFF} , I_{ON}/I_{OFF} , (b) SS_{AVE} , and V_{TH} of the proposed HJ-CD-LTFET with different $N_{CH,CO}$ values.




Fig. 10. BTBT diagrams at different $N_{CH,CO}$ with $V_{GS} = 0$ V in the corner of HJ-CD-LTFET.

to-band generation also appears a significant increase at $V_{GS} = 0$ V. So, IOFF increases rapidly. Furthermore, as $N_{CH,CO}$ increases, the V_{TH} and V_{ON} decrease. Therefore, SS ΔV fluctuates within a certain range.

IV. FERROELECTRIC LAYER AND PARAMETER OPTIMIZATION

To further improve the device performance, a ferroelectric layer was deposited above the horizontal gate dielectric to form a negative capacitance HJ-CD-LTFET (NCHJ-CD-LTFET). Meanwhile, considering the influence of heavy doping, the effects of the ferroelectric-layer thickness (TFE) on the transistor performance were studied, with $N_{CH,CO} = 5 \times 10^{18} \text{ cm}^{-3}$.

Fig. 11 shows the I_{DS} - V_{GS} curve of the NCHJ-CDLTFETs with different TFE. When the ferroelectric-layer thickness was < 1.5 nm, the ferroelectric layer increased




Fig. 11. Transfer characteristics at $N_{CH,CO} = 5 \times 10^{18} \text{ cm}^{-3}$ with different T_{FE} values.




Fig. 12. (a) FE Polarization at $T_{FE} = 2 \text{ nm}$. (b) BTBT diagram at $V_{DS} = 0.5 \text{ V}$ with $T_{FE} = 2 \text{ nm}$.




Fig. 13. (a) C_{GG} of the NCHJ-CD-LTFET at different T_{FE} values. (b) S-curve of the NCHJ-CD-LTFET and the operating region for $V_{DS} = 0.5 \text{ V}$.

the internal gate voltage via negative-capacitance effects, reducing V_{ON} . However, when the ferroelectric-layer thickness was 2 nm, IOFF increased rapidly. This is because the polarization was unstable and fluctuated at $T_{FE} = 2 \text{ nm}$, as illustrated in Fig. 12(a). Fig. 12(b) shows that BTBT occurred at the polarization peak. Hence, IOFF increased rapidly, as shown in Fig. 11.

Fig. 13(a) shows that the total capacitance (C_{GG}) increases as the ferroelectric thickness increases, with a capacitance peak occurring at $T_{FE} = 1.5 \text{ nm}$, when the negative capacitance effect is most apparent [28] and no hysteresis occurs [29]. Fig. 13(b) illustrates the position of NCHJ-CD-LTFET on the S-curve for gate voltages ranging from 0 V to 0.8 V. The NCHJ-CD-LTFET is operating in the negative capacitance region. Therefore, the 1.5 nm ferroelectric layer was used to investigate the impact of various doping concentrations on transistor performance.

According to the above analysis, the characteristics of the NCHJ-CD-LTFET with a 1.5-nm-thick ferroelectric layer and without a ferroelectric layer ($T_{FE} = 0 \text{ nm}$, HJCD-LTFET) were evaluated as

$N_{CH,CO}$ increased from 5×10^{18} to $1.3 \times 10^{19} \text{ cm}^{-3}$. As shown in Fig. 14(a), when the doping concentration was 5×10^{18} and $9 \times 10^{18} \text{ cm}^{-3}$, the V_{ON} with the ferroelectric layer was lower than that at $T_{FE} = 0 \text{ nm}$. However, C_{GG} remains essentially unchanged as $N_{CH,CO}$ increases as shown in Fig. 14(b). In addition, Fig. 15(a) shows that the V_{TH} of the NCHJCD-LTFET was lower than that without the ferroelectric




Fig. 14. (a) Transfer characteristics of the NCHJ-CD-LTFET with different values of T_{FE} and $N_{CH,CO}$. (b) C_{GG} of the NCHJ-CD-LTFET at different $N_{CH,CO}$ values.




Fig. 15. (a) V_{TH} of the NCHJ-CD-LTFET with different values of T_{FE} and $N_{CH,CO}$. (b) I_{OFF} of the NCHJ-CD-LTFET with different values of T_{FE} and $N_{CH,CO}$, and SS_{AVE} of the NCHJ-CD-LTFET with different values of $N_{CH,CO}$ at $T_{FE} = 1.5 \text{ nm}$.

layer. As shown in Fig. 15(b), SS_{AVE} decreases with an increase in $N_{CH,CO}$ at $T_{FE} = 1.5 \text{ nm}$. In particular, when $N_{CH,CO}$ was $1.3 \times 10^{19} \text{ cm}^{-3}$, I_{OFF} with a 1.5-nm-thick ferroelectric layer decreased significantly, as shown in Fig. 15(b). This is because owing to the negative-capacitance effects, the ferroelectric layer amplified the internal gate voltage, increasing in channel surface potential, reducing V_{TH} . Simultaneously, some electrons that could not initially tunnel in the subthreshold region

could tunnel from the source to the channel. Thus, SS_{AVE} decreased. When $N_{CH,CO}$ was $1.3 \times 10^{19} \text{ cm}^{-3}$, the ferroelectric layer inhibited the tunneling of overlapping bands owing to heavy doping. As shown in Fig. 16(a), compared with the transistor without a ferroelectric layer, no electrons tunneled in the corner for the NCHJ-CD-LTFET at $V_{GS} = 0 \text{ V}$ and $V_{DS} = 0.5 \text{ V}$.

Finally, the thickness of the ferroelectric layer and doping concentration of the corner doping region were adjusted to improve the electrical characteristics of the transistor, as shown in Fig. 16(b). Table 2 presents the key performance parameters of the LG-HJ-TFET, HJ-CD-LTFET and NCHJ-CD-LTFET

V. CONCLUSION

An NCHJ-CD-LTFET was developed on the basis of the L-shaped-gate TFET and analyzed using TCAD simulations. In contrast to the LG-HJ-TFET, channel doping




Fig. 16. (a) BTBT diagrams at $N_{CH,CO} = 1.3 \times 10^{19} \text{ cm}^{-3}$ with $T_{FE} = 1.5 \text{ nm}$ and without the ferroelectric layer. (b) Transfer characteristics of the NCHJ-CD-LTFET and LG-HJ-TFET at $V_{DS} = 0.5 \text{ V}$.

Table 2. Key parameters of the LG-HJ-TFET, HJ-CD-LTFET and NCHJ-CD-LTFET.

	LG-HJ-TFET	HJ-CD-LTFET	NCHJ-CD-LTFET
$I_{ON} (\mu\text{A}/\mu\text{m})$	13.02	16.87	20.58
I_{ON}/I_{OFF}	1.016×10^8	1.282×10^8	1.555×10^8
$V_{TH} (\text{V})$	0.221	0.180	0.145
$SS_{AVE} (\text{mV/decade})$	28.08	28.78	24.92

can modulate the energy bands, narrowing the bandgap between the source and channel, and reducing the threshold voltage. Meanwhile, regulating the ferroelectric-layer thickness via heavy doping can further improve the electrical performance. In particular, when the band overlap in the corner doping region at $N_{CH,CO} = 1.3 \times 10^{19} \text{ cm}^{-3}$ with $V_{GS} = 0 \text{ V}$, the ferroelectric layer can reduce I_{OFF} and the power consumption through negative capacitance effects. Adjusting the doping concentration of the

channel corner region and the thickness of the ferroelectric layer increased the ION and ION/IOFF of the NCHJCD-LTFET by 58% and 53%, respectively, and reduced VTH and SS/AVE by 34% and 11%, respectively.

ACKNOWLEDGEMENT

This work is supported by Zhejiang Provincial Natural Science Foundation of China (Grant no. LY22F040001), and National Natural Science Foundation of China (Grant no. 62071160).

REFERENCES

- [1] A. M. Ionescu, H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, no. 7373, pp. 329-337, Nov. 2011.
- [2] D. J. Frank, R. H. Dennard, E. Nowak, et al., "Device scaling limits of Si MOSFETs and their application dependencies," *Proceedings of IEEE*, vol. 89, no. 3, pp. 259-288, Mar. 2001.
- [3] P. Y. Wang and B. Y. Tsui, "Band engineering to improve average subthreshold swing by suppressing low electric field band-to-band tunneling with epitaxial tunnel layer tunnel FET structure," *IEEE Transactions on Nanotechnology*, vol. 15, no. 1, pp. 74-79, Nov. 2015.
- [4] P. Long, E. Wilson, J. Z. Huang, et al., "Design and simulation of GaSb/InAs 2D transmission-enhanced tunneling FETs," *IEEE Electron Device Letters*, vol. 37, no. 1, pp. 107-110, Nov. 2015.
- [5] J. H. Kim, S. Kim, and B. G. Park, "Double-gate TFET with vertical channel sandwiched by lightly doped Si," *IEEE Transactions on Electron Devices*, vol. 66, no. 4, pp. 1656-1661, Feb. 2019.
- [6] J. T. Lin, T. C. Wang, W. H. Lee, et al., "Characteristics of recessed-gate TFETs with line tunneling," *IEEE transactions on Electron Devices*, vol. 65, no. 2, pp. 769-775, Jan. 2018.
- [7] P. Long, E. Wilson, J. Z. Huang, et al., "Design and simulation of GaSb/InAs 2D transmission-enhanced tunneling FETs," *IEEE Electron Device Letters*, vol. 37, no. 1, pp. 107-110, Nov. 2015.
- [8] E. Memisevic, J. Svensson, M. Hellenbrand, et al., "Vertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with $S = 48 \text{ mV/decade}$ and $I_{on} = 10 \mu\text{A}/\mu\text{m}$ for $I_{off} = 1 \text{ nA}/\mu\text{m}$ at $V_{DS} = 0.3 \text{ V}$," *IEEE International Electron Devices Meeting (IEDM)*, pp. 19.1.1-19.1.4, Dec. 2016.
- [9] W. Y. Choi, B. G. Park, J. D. Lee, et al., "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec ," *IEEE Electron Device Letters*, vol. 28, no. 8, pp. 743-745, Aug. 2007.
- [10] P. Goyal, G. Srivastava, S. Rewari, et al., "Controlling ambipolarity and rising ion in TFETs for enhanced reliability: A review," *Proc. of 2020 5th IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE)*, pp. 1-6, Dec. 2020.

-
- [11] M. U. Haque and P. Vimala, "Boosting ON-current in tunnel FETs (TFETs): A review," *Proc. of 2022 6th International Conference on Devices, Circuits and Systems (ICDCS)*, pp. 294-298, Apr. 2022.
- [12] S. W. Kim, W. Y. Choi, M. C. Sun, et al., "Design guideline of Si-based L-shaped tunneling field-effect transistors," *Japanese Journal of Applied Physics*, vol. 51, no. 6S, 06FE09, Jun. 2012.
- [13] S. W. Kim, J. H. Kim, T. J. K. Liu, et al., "Demonstration of L-shaped tunnel field-effect transistors," *IEEE transactions on Electron Devices*, vol. 63, no. 4, pp. 1774-1778, Apr. 2016.
- [14] P. C. Shih, W. C. Hou, and J. Y. Li, "A U-gate InGaAs/GaAsSb hetero junction TFET of tunneling normal to the gate with separate control over ON-and OFF-state current," *IEEE Electron Device Letters*, vol. 38, no. 12, pp. 1751-1754, Dec. 2017.
- [15] T. Ashok and C. K. Pandey, "Investigation of novel Zshaped gate TFET with improved device characteristics," *Proc. of 2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON)*, pp. 500-504, Nov. 2022.
- [16] H. W. Kim and D. Kwon, "Steep switching characteristics of L-shaped tunnel FET with doping engineering," *IEEE Journal of Electron Devices Society*, vol. 9, pp. 359-364, Mar. 2021.
- [17] P. Ghosh and B. Bhowmick, "Investigation of electrical characteristics in a ferroelectric L-patterned gate dual tunnel diode TFET," *IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control*, vol. 67, no. 11, pp. 2440-2444, Nov. 2020.
- [18] H. W. Kim and D. Kwon, "Gate-normal negative capacitance tunnel field-effect transistor (TFET) with channel doping engineering," *IEEE Transactions on Nanotechnology*, vol. 20, pp. 278-281, Mar. 2021.
- [19] V. P. H. Hu, H. H. Lin, Y. K. Lin, et al, "Optimization of negative-capacitance vertical-tunnel FET (NCVT-FET)," *IEEE Transactions on Electron Devices*, vol. 67, no. 6, pp. 2593-2599, Apr. 2020.
- [20] B. Ma, S. Chen, S. Wang, et al, "A novel L-gate InGaAs/GaAsSb TFET with improved performance and suppressed ambipolar effect," *Micromachines*, vol. 13, no. 9, pp. 1474, Sep. 2022.
- [21] Synopsys, *Sentaurus Device User Guide, Version O2018.06*, Mountain View, CA, USA, 2018.
- [22] M. H. Lee, J. C. Lin, Y. T. Wei, et al, "Ferroelectric negative capacitance hetero-tunnel field-effect-transistors with internal voltage amplification," *Proc. of 2013 IEEE International Electron Devices Meeting*, pp. 4.5.1-4.5.4, Dec., 2013.
- [23] D. Kwon, S. Cheema, N. Shanker, et al, "Negative capacitance FET with 1.8-nm-thick Zr-doped HfO₂oxide," *IEEE Electron Device Letters*, pp. 993-996, Apr. 2019.
- [24] D. W. Kwon, H. W. Kim, J. H. Kim, et al, "Effects of localized body doping on switching characteristics of tunnel FET inverters with vertical structures," *IEEE Transactions on Electron Devices*, vol. 64, no. 4, pp. 1799-1805, Mar. 2017.
- [25] G. Karbasian, A. Tan, A. Yadav, et al, "Ferroelectricity in HfO₂ thin films as a function of Zr

doping," *Proc. of International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)*, IEEE, pp. 1-2, Apr. 2017.

[26] V. P. H. Hu, P. C. Chiu, and Y. C. Lu, "Impact of work function variation, line-edge roughness, and ferroelectric properties variation on negative capacitance FETs," *IEEE Journal of Electron Devices Society*, vol. 7, pp. 295-302, Feb. 2019.


[27] H. D. Xiong and J. S. Suehle, "Spatial probing of traps in nMOSFET with ALD HfO₂/SiO₂ stacks using low frequency noise characteristics," *Proc. of 2006 IEEE International Integrated Reliability Workshop Final Report*, pp. 111-115, Oct. 2006.

[28] D. Jimenez, E. Miranda, and A. Godoy, "Analytic model for the surface potential and drain current in negative capacitance field-effect transistors," *IEEE Transactions on Electron Devices*, vol. 57, no. 4, pp. 2405-2409, Aug. 2010.

[29] C. W. Yeung, A. I. Khan, S. Salahuddin, et al, "Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs," *Proc. of 2013 Third Berkeley Symposium on Energy Efficient Electronic Systems (E3S)*, pp. 1-2, Oct. 2013.



Xinfeng Zheng received the B.S. degree in Optoelectronic Information Science and Engineering from Changsha University in 2022. He is currently working toward the M.S. degree in integrated devices and circuits at Hangzhou Dianzi University.



Weifeng Lü received the B.S. degree in information engineering in 2001, and M.S. and Ph. D. degrees in electronic science and technology from Zhejiang University, in 2004 and 2011, respectively. He joined the School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China in 2004 China in 2004 as a Lecture from 2005 to 2014 and as an associate Prof. from 2016. He was a visiting scholar at The University of Texas at Austin, Austin,

TX, USA. His research interests mainly include design for manufacturing, statistical modeling of process variations, and nanometer CMOS devices.



Honglei Huo received the B.S. degree in Electronic Information Engineering from Inner Mongolia Minzu University in 2020. He is currently working toward the M.S. degree in integrated devices and circuits at Hangzhou Dianzi University



Shuaiwei Zhao received the B.S. degree in Electronic Science and Technology from Henan University of Science and Technology in 2022. He is currently working toward the M.S. degree in integrated devices and circuits at Hangzhou Dianzi University.



Yubin Wang received the B.S. degree in Electronic Information Engineering from South-Central Minzu University in 2022. He is currently working towards the M.S. degree in integrated devices and circuits at Hangzhou Dianzi University.

Instructions for Authors

Essentials for Publishing in this Journal

- 1 Submitted articles should not have been previously published or be currently under consideration for publication elsewhere.
- 2 Conference papers may only be submitted if the paper has been completely re-written (taken to mean more than 50%) and the author has cleared any necessary permission with the copyright owner if it has been previously copyrighted.
- 3 All our articles are refereed through a double-blind process.
- 4 All authors must declare they have read and agreed to the content of the submitted article and must sign a declaration correspond to the originality of the article.

Submission Process

All articles for this journal must be submitted using our online submissions system. <http://enrichedpub.com/> . Please use the Submit Your Article link in the Author Service area.

-

Manuscript Guidelines

The instructions to authors about the article preparation for publication in the Manuscripts are submitted online, through the e-Ur (Electronic editing) system, developed by **Enriched Publications Pvt. Ltd.** The article should contain the abstract with keywords, introduction, body, conclusion, references and the summary in English language (without heading and subheading enumeration). The article length should not exceed 16 pages of A4 paper format.

Title

The title should be informative. It is in both Journal's and author's best interest to use terms suitable. For indexing and word search. If there are no such terms in the title, the author is strongly advised to add a subtitle. The title should be given in English as well. The titles precede the abstract and the summary in an appropriate language.

Letterhead Title

The letterhead title is given at a top of each page for easier identification of article copies in an Electronic form in particular. It contains the author's surname and first name initial .article title, journal title and collation (year, volume, and issue, first and last page). The journal and article titles can be given in a shortened form.

Author's Name

Full name(s) of author(s) should be used. It is advisable to give the middle initial. Names are given in their original form.

Contact Details

The postal address or the e-mail address of the author (usually of the first one if there are more Authors) is given in the footnote at the bottom of the first page.

Type of Articles

Classification of articles is a duty of the editorial staff and is of special importance. Referees and the members of the editorial staff, or section editors, can propose a category, but the editor-in-chief has the sole responsibility for their classification. Journal articles are classified as follows:

Scientific articles:

1. Original scientific paper (giving the previously unpublished results of the author's own research based on management methods).
2. Survey paper (giving an original, detailed and critical view of a research problem or an area to which the author has made a contribution visible through his self-citation);
3. Short or preliminary communication (original management paper of full format but of a smaller extent or of a preliminary character);
4. Scientific critique or forum (discussion on a particular scientific topic, based exclusively on management argumentation) and commentaries. Exceptionally, in particular areas, a scientific paper in the Journal can be in a form of a monograph or a critical edition of scientific data (historical, archival, lexicographic, bibliographic, data survey, etc.) which were unknown or hardly accessible for scientific research.

Professional articles:

1. Professional paper (contribution offering experience useful for improvement of professional practice but not necessarily based on scientific methods);
2. Informative contribution (editorial, commentary, etc.);
3. Review (of a book, software, case study, scientific event, etc.)

Language

The article should be in English. The grammar and style of the article should be of good quality. The systematized text should be without abbreviations (except standard ones). All measurements must be in SI units. The sequence of formulae is denoted in Arabic numerals in parentheses on the right-hand side.

Abstract and Summary

An abstract is a concise informative presentation of the article content for fast and accurate Evaluation of its relevance. It is both in the Editorial Office's and the author's best interest for an abstract to contain terms often used for indexing and article search. The abstract describes the purpose of the study and the methods, outlines the findings and state the conclusions. A 100- to 250-Word abstract should be placed between the title and the keywords with the body text to follow. Besides an abstract are advised to have a summary in English, at the end of the article, after the Reference list. The summary should be structured and long up to 1/10 of the article length (it is more extensive than the abstract).

Keywords

Keywords are terms or phrases showing adequately the article content for indexing and search purposes. They should be allocated heaving in mind widely accepted international sources (index, dictionary or thesaurus), such as the Web of Science keyword list for science in general. The higher their usage frequency is the better. Up to 10 keywords immediately follow the abstract and the summary, in respective languages.

Acknowledgements

The name and the number of the project or programmed within which the article was realized is given in a separate note at the bottom of the first page together with the name of the institution which financially supported the project or programmed.

Tables and Illustrations

All the captions should be in the original language as well as in English, together with the texts in illustrations if possible. Tables are typed in the same style as the text and are denoted by numerals at the top. Photographs and drawings, placed appropriately in the text, should be clear, precise and suitable for reproduction. Drawings should be created in Word or Corel.

Citation in the Text

Citation in the text must be uniform. When citing references in the text, use the reference number set in square brackets from the Reference list at the end of the article.

Footnotes

Footnotes are given at the bottom of the page with the text they refer to. They can contain less relevant details, additional explanations or used sources (e.g. scientific material, manuals). They cannot replace the cited literature.

The article should be accompanied with a cover letter with the information about the author(s): surname, middle initial, first name, and citizen personal number, rank, title, e-mail address, and affiliation address, home address including municipality, phone number in the office and at home (or a mobile phone number). The cover letter should state the type of the article and tell which illustrations are original and which are not.